

CLAIMS

5 WHAT IS CLAIMED IS:

1. A process of sending packets of real-time information comprising the steps of:

initially generating at a sender the packets of real-time information
10 with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

sending the packets, thereby resulting in a quality of service QoS;

comparing the QoS with a threshold of acceptability; and

when the QoS is on an unacceptable side of said threshold increasing
15 the diversity rate and sending not only additional ones of the packets of real-time information but also sending diversity packets at the diversity rate as increased.

2. The process of claim 1 including generating a report of QoS at a
20 receiver and sending the report of QoS to the sender.

3. The process of claim 1 wherein the comparing step includes comparing the QoS with a threshold of acceptability at the sender.

4. The process of claim 1 including generating a report of QoS at a receiver, wherein the comparing step includes comparing the QoS with a threshold of acceptability at the receiver.

5. The process of claim 1 wherein the comparing step includes comparing the QoS with a threshold of acceptability at the receiver.

10

6. The process of claim 1 further comprising comparing the QoS with a second threshold of acceptability; and when the QoS is on an unacceptable side of said first-named threshold and said second threshold, sending packets with a different combination of source rate and diversity rate than when the QoS is on an unacceptable side of said first-named threshold and but not on an unacceptable side of said second threshold.

15

7. The process of claim 1 further comprising comparing the QoS with a second threshold of acceptability; and when the QoS is on an unacceptable side of said first-named threshold and said second threshold, sending packets with more stages of diversity

20

than when the QoS is on an unacceptable side of said first-named threshold and but not on an unacceptable side of said second threshold.

8. The process of claim 1 further comprising
5 comparing the QoS with a second threshold of acceptability; and
when the QoS is on an unacceptable side of said first-named threshold and said second threshold, sending packets with lower overall transmission rate than when the QoS is on an unacceptable side of said first-named threshold and but not on an unacceptable side of said second threshold.

10

9. The process of claim 1 wherein the step of sending additional packets and diversity packets includes decreasing the source rate compared to the source rate in the initial generating step.

15 10. The process of claim 1 wherein the step of sending additional packets and diversity packets includes sending the diversity packets as time-diversity packets.

11. The process of claim 1 wherein the step of sending additional packets
20 and diversity packets includes sending the diversity packets as media-specific time-diversity packets.

12. The process of claim 1 wherein the step of sending additional packets and diversity packets includes sending the diversity packets as Important-Information-based time-diversity packets.

5 13. The process of claim 1 wherein the step of sending additional packets and diversity packets includes sending the diversity packets as forward error correction time-diversity packets.

14. The process of claim 1 wherein the step of sending additional packets
10 and diversity packets includes sending the diversity packets as multiple description coding time-diversity packets.

15. The process of claim 1 wherein the step of sending additional packets and diversity packets includes sending the diversity packets as multiple
15 description data partitioning time-diversity packets.

16. The process of claim 1 wherein the step of sending additional packets and diversity packets includes sending the diversity packets as path-diversity packets.

20

17. The process of claim 1 wherein the step of sending additional packets and diversity packets includes sending the diversity packets with combined time-and-path diversity.

5 18. The process of claim 1 wherein the comparing step is executed at a receiver computer, and the process further comprising of sending additional packets and diversity packets includes sending the diversity packets with combined time-and-path diversity.

10 19. The process of claim 1 wherein the diversity packets include path diversity packets.

20. The process of claim 1 wherein the additional packets have a second source rate, and the second source rate plus the diversity rate as increased
15 are in sum less than the source rate initially plus the diversity rate initially.

21. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an unacceptable side of said threshold then further increasing the
20 diversity.

22. The process of claim 1 wherein when the QoS persists on an unacceptable side of said threshold then initiating second diversity packets with a second diversity rate.

5 23. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an unacceptable side of said threshold then initiating second diversity packets with a second diversity rate.

10 24. The process of claim 1 wherein the diversity packets include time diversity packets and further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an unacceptable side of said threshold then initiating second time diversity packets with a second diversity rate.

15

25. The process of claim 1 wherein the diversity packets include time diversity packets and further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an unacceptable side of said threshold then initiating path diversity packets
20 with a second diversity rate.

26. The process of claim 1 wherein the diversity packets include path diversity packets and further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an unacceptable side of said threshold then initiating time diversity packets
5 with a second diversity rate.

27. The process of claim 1 wherein the diversity packets include path diversity packets and further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an
10 unacceptable side of said threshold then initiating second path diversity packets with a second diversity rate.

28. The process of claim 27 wherein when the QoS persists on an unacceptable side of said threshold then also decreasing the overall
15 transmission rate of the packets.

29. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS persists on an unacceptable side of said threshold then decreasing the overall
20 transmission rate of the packets.

30. The process of claim 1 wherein when the QoS returns to an acceptable side of said threshold then increasing the source rate of the additional packets.

5 31. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS returns to an acceptable side of said threshold then increasing the source rate of the additional packets.

10 32. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS returns to an acceptable side of said threshold then decreasing the diversity rate of the diversity packets.

15 33. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS returns to an acceptable side of said threshold then decreasing the diversity rate of the diversity packets, and when the QoS remains on an acceptable side of said threshold , then further increasing the source rate.

20

34. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS passes

beyond a second threshold of more acceptability of QoS than the first-mentioned threshold, then increasing the source rate of the additional packets.

5 35. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS passes beyond a second threshold of more acceptability of QoS than the first-mentioned threshold, then increasing the source rate of the additional packets, and when the QoS remains on an acceptable side of said threshold ,
10 then further increasing the source rate.

36. The process of claim 1 further comprising the step of repeatedly performing the obtaining step and comparing step, and when the QoS passes beyond a second threshold of more acceptability of QoS than the first-
15 mentioned threshold, then increasing the source rate of the additional packets, and when the QoS remains on an acceptable side of said threshold , then decreasing the diversity rate of the diversity packets.

37. The process of claim 1 wherein when the QoS at least reaches a second
20 threshold of more acceptability of QoS than the first-mentioned threshold, then decreasing the diversity rate of the diversity packets.

38. The process of claim 1 wherein the sending step operates at an old steady state overall transmission rate, and when the QoS substantially changes, selecting a new steady state overall transmission rate from available network resources.

5

39. The process of claim 1 further comprising replicating the sending, comparing and increasing steps for packet broadcasting to multiple destinations.

10

40. A process of sending packets of real-time information comprising the steps of:

initially generating at the sender the packets of real-time information with a source rate and also generating at a diversity rate diversity packets;

15 sending the packets and diversity packets, thereby resulting in a quality of service QoS;

obtaining a measure of the QoS;

comparing the QoS with a threshold of acceptability; and

when the QoS reaches or exceeds the acceptable side of said threshold,

20 then decreasing the diversity rate.

41. The process of claim 40 wherein the sending step has a current overall transmission rate and the process further comprises maintaining the overall transmission rate less than or substantial equally to the current overall transmission rate when the diversity rate is decreased as aforesaid.

5

42. The process of claim 40 wherein the diversity packets include time-diversity packets.

43. The process of claim 40 wherein the diversity packets include media-specific time-diversity packets.

10

44. The process of claim 40 wherein diversity packets include Important-Information-based time-diversity packets.

45. The process of claim 40 wherein the diversity packets include CELP-based Important-Information-based time-diversity packets.

15

46. The process of claim 40 wherein diversity packets include multiple description coding time-diversity packets.

20

47. The process of claim 40 wherein the diversity packets include multiple description data partitioning time-diversity packets.

48. The process of claim 40 wherein the step of sending packets and diversity packets includes sending the diversity packets with combined time-and-path diversity.

5

49. The process of claim 40 wherein the comparing step is executed at a receiver computer, and the process further comprising of sending additional packets and diversity packets includes sending the diversity packets with combined time-and-path diversity.

10

50. The process of claim 40 wherein the diversity packets include path diversity packets.

51. The process of claim 40 wherein when the QoS reaches or exceeds the acceptable side of said threshold then also decreasing the diversity rate.

15

52. The process of claim 40 wherein when the QoS reaches or exceeds the acceptable side of said threshold then also selecting a new steady state overall transmission rate from available network resources and increasing the overall transmission rate if new steady state overall transmission rate is larger than the current overall transmission rate.

20

53. The process of claim 40 wherein the initial generating step includes further initially generating at the sender second diversity packets at a second diversity rate, and when the QoS reaches or exceeds the acceptable side of said threshold then terminating the second diversity packets.

5

54. The process of claim 40 wherein the diversity packets include time diversity packets and the initial generating step includes further initially generating at the sender path diversity packets at a second diversity rate, and when the QoS reaches or exceeds the acceptable side of said threshold
10 then terminating the path diversity packets.

55. The process of claim 40 wherein the diversity packets include path diversity packets and the initial generating step includes further initially generating at the sender time diversity packets at a second diversity rate,
15 and when the QoS reaches or exceeds the acceptable side of said threshold then terminating the time diversity packets.

56. The process of claim 40 further comprising replicating the sending, comparing and decreasing steps for packet broadcasting to multiple
20 destinations.

57. A process of sending packets of real-time information comprising the steps of:

initially generating at the sender the packets of real-time information
5 with a source rate and also generating at a diversity rate diversity packets;
sending the packets and diversity packets at an overall transmission
rate, thereby resulting in a quality of service QoS;
obtaining a measure of the QoS;
comparing the QoS with a threshold of acceptability; and
10 when the QoS reaches or exceeds the acceptable side of said threshold
then increasing the overall transmission rate while substantially
maintaining the diversity.

58. A process of sending packets of real-time information comprising the
15 steps of:

initially generating at the sender the packets of real-time information
with a source rate and also generating at a diversity rate diversity packets;
sending the packets and diversity packets with a current overall
transmission rate;
20 obtaining a ratio of estimated steady state overall transmission rate to
current overall transmission rate;
comparing the ratio with a threshold of acceptability; and

when the ratio is on an acceptable side of said threshold then increasing the overall transmission rate.

59. The process of claim 58 wherein when the ratio is not on the acceptable
5 side of said threshold, to increase the overall transmission rate by an amount less than the overall transmission rate is increased when the ratio is on the acceptable side of said threshold.

60. A single-chip integrated circuit comprising:
10 a processor circuit; and
a rate-and-diversity control.

61. The single-chip integrated circuit of claim 60 wherein the rate-and-diversity control includes an adaptation state machine and an add-diversity
15 control.

62. The single-chip integrated circuit of claim 60 further comprising a speech encoder controlled by said rate-and-diversity control.

20 63. The single-chip integrated circuit of claim 60 wherein said speech encoder produces frames of encoded speech and said integrated circuit

further comprises a packetizer responsive to the frames to output packets including at least one of said frames in a packet.

64. The single-chip integrated circuit of claim 60 wherein said processor
5 circuit comprises a digital signal processor multiplier and arithmetic logic unit.

65. The single-chip integrated circuit of claim 60 further comprising a non-
volatile memory storing instructions establishing said rate-and-diversity
10 control for execution by said processor circuit.

66. The single-chip integrated circuit of claim 60 further comprising a non-
volatile memory storing instructions establishing both a speech encoder and
said rate-and-diversity control for execution by said processor so that said
15 speech encoder is controlled by said rate-and-diversity control.

67. A single-chip integrated circuit comprising processor circuitry and
memory circuitry holding instructions defining sending of packets of real-
time information from the integrated circuit by initially generating at the
20 integrated circuit the packets of real-time information with a source rate
greater than zero kilobits per second, and a diversity rate, the diversity rate
initially being at least zero kilobits per second; sending the packets, thereby

resulting in a quality of service QoS; obtaining at the integrated circuit a measure of the QoS and comparing the QoS with a threshold of acceptability, and when the QoS is on an unacceptable side of said threshold increasing the diversity rate and sending not only additional ones of the packets of real-time information but also sending diversity packets at the diversity rate as increased.

68. A single-chip integrated circuit comprising processor circuitry and memory circuitry holding instructions defining sending of packets of real-time information from the integrated circuit by initially generating packets of real-time information with a source rate and also generating at a diversity rate diversity packets; sending the packets and diversity packets, thereby resulting in a quality of service QoS; obtaining at the sender a measure of the QoS; comparing the QoS with a threshold of acceptability; and when the QoS reaches or exceeds the acceptable side of said threshold then decreasing the diversity rate.

69. A wireless telephone comprising an antenna, a voice transducer, and at least one integrated circuit assembly coupling the voice transducer to the antenna, said at least one integrated circuit assembly providing voice over packet transmissions and including a rate-and-diversity control of packets and diversity packets.

70. The wireless telephone of claim 69 further comprising a speech encoder controlled by said rate-and-diversity control.

5 71. The wireless telephone of claim 70 wherein said speech encoder produces frames of encoded speech and said integrated circuit assembly further comprises a packetizer responsive to the frames to output packets including at least one of said frames in a packet.

10 72. The wireless telephone of claim 69 wherein said integrated circuit assembly comprises a digital signal processor and said rate-and-diversity control comprises a block of software instructions executable by said digital signal processor.

15 73. The wireless telephone of claim 69 wherein said integrated circuit assembly comprises processor circuitry and a non-volatile memory storing instructions establishing said rate-and-diversity control for execution by said processor circuitry.

20 74. The wireless telephone single-chip integrated circuit of claim 69 further comprising a non-volatile memory storing instructions establishing both a speech encoder and said rate-and-diversity control for execution by

said processor so that said speech encoder is controlled by said rate-and-diversity control.

75. A single-chip integrated circuit comprising:

- 5 a rate-and-diversity control; and
 a QoS depacketizer coupled to said rate-and-diversity control.

76. The single-chip integrated circuit of claim 75 further comprising a delay-jitter handler; and a reception-QoS packetizer.

10

77. The single-chip integrated circuit of claim 75 further comprising a delay-jitter handler; and a lost packet compensator.

78. A wireless telephone comprising an antenna, a voice transducer, and at
15 least one integrated circuit assembly coupling the voice transducer to the antenna, said at least one integrated circuit assembly providing voice over packet transmissions and including a rate-and-diversity control of packets and diversity packets and a QoS depacketizer coupled to said rate-and-diversity control.

20

79. The wireless telephone of claim 78 wherein the integrated circuit assembly further comprises a delay-jitter handler and a reception-QoS packetizer fed by said delay-jitter handler.

5 80. The wireless telephone of claim 78 wherein the integrated circuit assembly further comprises a delay-jitter handler; and a lost packet compensator fed by said delay-jitter handler.

81. The wireless telephone of claim 78 wherein the integrated circuit
10 assembly further comprises a delay-jitter handler; a reception-QoS packetizer and a lost packet compensator wherein both the latter are coupled to said delay-jitter handler.

82. The wireless telephone of claim 81 wherein the integrated circuit
15 assembly further comprises a vocoder coupled to the voice transducer and to said rate-and-diversity control and said lost packet compensator.

83. An information storage article of manufacture comprising:
a storage medium holding physical variations representing bits of
20 information; and
said bits of information comprising a rate-and-diversity control.

84. The information storage article of manufacture of claim 83 wherein said bits of information further comprise a speech encoder controllable by said rate-and-diversity control.

5 85. The information storage article of manufacture of claim 83 wherein said bits of information further comprise instructions for a digital signal processor.

86. The information storage article of manufacture of claim 83 wherein
10 said bits of information further comprise instructions defining sending of packets of real-time information by initially generating the packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second; sending the packets, thereby resulting in a quality of service QoS;
15 obtaining at the integrated circuit a measure of the QoS and comparing the QoS with a threshold of acceptability, and when the QoS is on an unacceptable side of said threshold increasing the diversity rate and sending not only additional ones of the packets of real-time information but also sending diversity packets at the diversity rate as increased.

20

87. The information storage article of manufacture of claim 83 wherein said bits of information further comprise instructions defining sending of

packets of real-time information from the integrated circuit by initially
generating packets of real-time information with a source rate and also
generating at a diversity rate diversity packets; sending the packets and
diversity packets, thereby resulting in a quality of service QoS; obtaining at
5 the sender a measure of the QoS; comparing the QoS with a threshold of
acceptability; and when the QoS reaches or exceeds the acceptable side of
said threshold then decreasing the diversity rate.

88. The information storage article of manufacture of claim 83 wherein
10 said bits of information further comprise a QoS depacketizer coupled to said
rate-and-diversity control.

89. The information storage article of manufacture of claim 83 wherein
said bits of information further comprise a delay-jitter handler and a
15 reception-QoS packetizer.

90. The information storage article of manufacture of claim 83 wherein
said bits of information further comprise a delay-jitter handler and a lost
packet compensator.

20

91. The information storage article of manufacture of claim 90 wherein said bits of information further comprise a vocoder coupled to said rate-and-diversity control and said lost packet compensator.

5 92. The information storage article of manufacture of claim 83 further comprising hard disk drive control circuitry assembly and said storage medium including a rotatable hard disk controlled and read by said hard disk drive control circuitry assembly.

10 93. The information storage article of manufacture of claim 83 wherein said storage medium includes an optically readable surface.

94. The information storage article of manufacture of claim 83 wherein said storage medium includes a magnetically readable surface.

15

95. The information storage article of manufacture of claim 83 wherein said storage medium includes an integrated circuit memory.

96. A media over packet networking appliance comprising:

20 a network interface;
a voice transducer; and

at least one integrated circuit assembly coupling the voice transducer to the network interface, said at least one integrated circuit assembly providing media over packet transmissions and including a rate-and-diversity control of media packets and diversity packets.

5

97. The media over packet networking appliance of claim 96 further comprising a speech codec controlled by said rate-and-diversity control.

98. The media over packet networking appliance of claim 97 wherein said
10 speech codec produces frames of encoded speech and said integrated circuit assembly further comprises a packetizer responsive to the frames to output packets including at least one of said frames in a packet.

99. The media over packet networking appliance of claim 96 wherein said
15 integrated circuit assembly comprises a digital signal processor and said rate-and-diversity control comprises a block of software instructions executable by said digital signal processor.

100. The media over packet networking appliance of claim 96 wherein said
20 integrated circuit assembly comprises processor circuitry and a non-volatile memory storing instructions establishing said rate-and-diversity control for execution by said processor circuitry.

101. The media over packet networking appliance of claim 96 wherein said at least one integrated circuit assembly further includes a QoS depacketizer coupled to said rate-and-diversity control.

5

102. The media over packet networking appliance of claim 96 wherein the integrated circuit assembly further comprises a delay-jitter handler and a reception-QoS packetizer fed by said delay-jitter handler.

10 103. The media over packet networking appliance of claim 96 wherein the integrated circuit assembly further comprises a delay-jitter handler; and a lost packet compensator fed by said delay-jitter handler.

104. The media over packet networking appliance of claim 96 wherein the
15 integrated circuit assembly further comprises a delay-jitter handler; a reception-QoS packetizer and a lost packet compensator wherein both the latter are coupled to said delay-jitter handler.

105. The media over packet networking appliance of claim 96 wherein the
20 integrated circuit assembly further comprises a vocoder coupled to the voice transducer and to said rate-and-diversity control and said lost packet compensator.

106. The media over packet networking appliance of claim 96 further comprising a mobile enclosure holding a user interface coupled to said integrated circuit assembly.

5

107. The media over packet networking appliance of claim 96 further comprising a wireless interface unit coupled to said integrated circuit assembly.

10 108. The media over packet networking appliance of claim 96 further comprising a modem coupled to said integrated circuit assembly.

109. The media over packet networking appliance of claim 96 further comprising a wearable mobile enclosure holding a user interface coupled to
15 said integrated circuit assembly.

110. The media over packet networking appliance of claim 96 further comprising a home appliance enclosure holding a user interface coupled to
said integrated circuit assembly.

20

111. The media over packet networking appliance of claim 96 further comprising an automotive accessory enclosure holding a user interface coupled to said integrated circuit assembly.

5 112. The media over packet networking appliance of claim 96 further comprising a compressed-image packet interface coupled to said integrated circuit assembly and an image display coupled to said integrated circuit assembly.

10 113. A computer comprising

A network interface;

an audio reception transducer;

an audio emission transducer; and

at least one integrated circuit assembly coupling the audio reception
15 transducer and audio emission transducer to the network interface, said at least one integrated circuit assembly providing audio over packet transmission and reception and including a rate-and-diversity control of audio packets and diversity packets.

20 114. The computer of claim 113 further comprising an audio codec controlled by said rate-and-diversity control.

115. The computer of claim 113 wherein said audio codec produces and receives frames of encoded audio and said integrated circuit assembly further comprises a packetizer and depacketizer responsive to the frames to output and receive packets including at least one frames in a packet.

5

116. The computer of claim 113 wherein said integrated circuit assembly comprises a digital signal processor.

117. The computer of claim 116 wherein said integrated circuit assembly
10 further comprises a non-volatile memory storing instructions establishing said rate-and-diversity control for execution by said digital signal processor.

118. The computer of claim 113 wherein said integrated circuit assembly further comprises processor circuitry and memory circuitry holding
15 instructions defining sending of packets of real-time information from the computer by initially generating at the computer the packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second; sending the packets, thereby resulting in a quality of service QoS;
20 obtaining at the integrated circuit a measure of the QoS and comparing the QoS with a threshold of acceptability, and when the QoS is on an unacceptable side of said threshold increasing the diversity rate and sending

not only additional ones of the packets of real-time information but also sending diversity packets at the diversity rate as increased.

119. The computer of claim 113 wherein said integrated circuit assembly
5 further comprises processor circuitry and memory circuitry holding
instructions defining sending of packets of real-time information from the
computer by initially generating packets of real-time information with a
source rate and also generating at a diversity rate diversity packets; sending
the packets and diversity packets, thereby resulting in a quality of service
10 QoS; obtaining at the computer a measure of the QoS; comparing the QoS
with a threshold of acceptability; and when the QoS reaches or exceeds the
acceptable side of said threshold then decreasing the diversity rate.

120. A gateway comprising
15 a packet network interface;
an non-packet network interface for real-time media on said non-
packet network; and
at least one integrated circuit assembly coupling the non-packet
network interface to the packet network interface, said at least one
20 integrated circuit assembly providing media over packet transmission and
reception and including a rate-and-diversity control of media packets and
diversity packets.

121. A router comprising

a first packet network port;

a second packet network port for real-time media on said second packet
5 network interface; and

at least one integrated circuit assembly coupling the first packet
network port to said second packet network port, said at least one integrated
circuit assembly providing media over packet transmission and reception and
including a rate-and-diversity control of media packets and diversity packets.

10

122. A private branch exchange comprising

telephone interface circuitry having plural connectors ready for
connection to plural telephone units;

a digital network interface ready for connection to PSTN (public switched
15 telephone network); and

at least one integrated circuit assembly coupling the telephone interface
circuitry to the digital network interface, said at least one integrated circuit
assembly providing voice over packet transmission and reception and
including a rate-and-diversity control of voice packets.

20

123. A wireless base station comprising

cellular telephone wireless transmit/receive interface circuitry for communication with any cell telephone handsets in the vicinity of the wireless base station;

a packet network interface; and

5 at least one integrated circuit assembly coupling the cellular telephone wireless transmit/receive interface circuitry to the packet network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and including a rate-and-diversity control of voice packets.

10

124. A computer add-in card comprising:

a processor circuit;

a rate-and-diversity control;

a printed wiring board bearing said processor circuit and rate-and-
15 diversity control, said printed wiring board having an output connector for passage of packets and diversity packets therethrough from said processor and said printed wiring board further having an insertion connector, whereby the printed wiring board is insertable via the insertion connector.

20 125. The computer add-in card of claim 124 further comprising a speech encoder controlled by said rate-and-diversity control.

126. The computer add-in card of claim 124 wherein said speech encoder produces frames of encoded speech and said integrated circuit further comprises a packetizer responsive to the frames to output packets via said output connector.

5

127. The computer add-in card of claim 124 wherein said processor circuit comprises a digital signal processor multiplier and arithmetic logic unit.

128. The computer add-in card of claim 124 further comprising a non-
10 volatile memory storing instructions establishing said rate-and-diversity control for execution by said processor circuit.

129. The computer add-in card of claim 124 further comprising a non-
volatile memory storing instructions establishing both a speech encoder and
15 said rate-and-diversity control for execution by said processor so that said speech encoder is controlled by said rate-and-diversity control.

130. The computer add-in card of claim 124 wherein said rate-and-diversity control comprises instructions for said processor defining sending of packets
20 of real-time information from the add-in card by initially generating at the add-in card the packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially

being at least zero kilobits per second; sending the packets via the output connector, thereby resulting in a quality of service QoS; obtaining at the add-in card a measure of the QoS and comparing the QoS with a threshold of acceptability, and when the QoS is on an unacceptable side of said threshold
5 increasing the diversity rate and sending not only additional ones of the packets of real-time information but also sending diversity packets at the diversity rate as increased.

131. The computer add-in card of claim 124 wherein said rate-and-diversity
10 control comprises instructions defining sending of packets of real-time information from said output connector of the integrated circuit by initially generating packets of real-time information with a source rate and also generating at a diversity rate diversity packets; sending the packets and diversity packets, thereby resulting in a quality of service QoS; obtaining at
15 the add-in card a measure of the QoS; comparing the QoS with a threshold of acceptability; and when the QoS reaches or exceeds the acceptable side of said threshold then decreasing the diversity rate.

132. A packet network comprising first computer and a second computer
20 both adapted for media over packet, and a network of routers and transmission media coupling said first computer and said second computer, said packet network further comprising plural rate-and-diversity controls.

133. The packet network of claim 132 wherein said network of routers and transmission media includes a computer having router location information accessible by said rate-and-diversity controls.

5

134. The packet network of claim 132 wherein said network of routers and transmission media includes multicasting routers.

135. A process of sending packets of real-time information comprising the
10 steps of:

initially generating at a sender the packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

sending the packets to a destination;

15 obtaining plural report data on the sending to said destination;

forming a value of a criterion based on the plural report data, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

20 136. The process of claim 135 wherein the criterion includes a spike mode determination.

137. The process of claim 135 wherein the criterion includes a occurrence of a spike OR-ed with a packet loss rate exceeding a threshold.

138. The process of claim 135 wherein the criterion includes a delay
5 difference exceeding a function of a delay value and a delay-jitter value.

139. The process of claim 135 wherein the criterion includes an average of delay difference exceeding a function of a delay value and a delay-jitter value.

10

140. The process of claim 135 wherein the criterion includes an average of delay difference exceeding a delay-jitter value OR-ed with an average of delay difference exceeding a constant.

15 141. The process of claim 135 wherein the criterion is a comparison of a delay-jitter value with a threshold value.

142. The process of claim 135 wherein the criterion ORs a delay-jitter value exceeding a threshold value, with a packet loss fraction exceeding a
20 threshold.

143. The process of claim 135 wherein the criterion ANDs a delay-jitter value being less than a threshold value, with a packet loss fraction being less than a threshold.

5 144. The process of claim 135 wherein the criterion includes a trend of increase in a sequence of delay-jitter values.

145. The process of claim 135 wherein the criterion includes a trend of increase in a sequence of delay-jitter values OR-ed with a comparison of a
10 report datum to a threshold.

146. The process of claim 135 wherein the criterion includes a comparison of a ratio of a throughput estimate to current overall transmission rate with a threshold.

15

147. The process of claim 135 wherein the throughput estimate includes a function of packet size, delay, and average packet loss fraction.

148. The process of claim 135 wherein the criterion tests report data from
20 plural destinations.

149. The process of claim 135 wherein the criterion tests an average of certain report data from plural destinations.

150. The process of claim 135 wherein the criterion tests a median of
5 certain report data from plural destinations.

151. The process of claim 135 wherein the criterion tests a median of certain report data from plural destinations.

10 152. The process of claim 135 wherein the criterion tests report data from randomly selected ones of plural destinations.

153. The process of claim 135 wherein the criterion tests plural report data from different times from plural destinations.

15

154. The process of claim 135 wherein the sending operates according to a multiple-description method.

155. The process of claim 135 wherein the diversity packets include media-
20 specific time-diversity packets.

156. The process of claim 135 wherein the diversity packets include Important-Information-based time-diversity packets.

157. The process of claim 135 wherein the diversity packets include forward
5 error correction time-diversity packets.

158. The process of claim 135 wherein the diversity packets include multiple description coding time-diversity packets.

10 159. The process of claim 135 wherein the diversity packets include multiple description data partitioning time-diversity packets.

160. The process of claim 135 wherein the diversity packets include path-diversity packets.

15

161. The process of claim 135 wherein the sending step includes sending the diversity packets with combined time-and-path diversity.

162. The process of claim 135 wherein the criterion includes first and
20 second thresholds, and the transitioning step further includes: when the criterion is on an unacceptable side of the first threshold and the second threshold, transitioning to a lower different source rate than otherwise

transitioning to said first-named different source rate when the criterion is on an unacceptable side of said first threshold and but not on an unacceptable side of said second threshold.

5 163. The process of claim 135 wherein the sending step operates at an old steady state overall transmission rate, and when the criterion is met, selecting a new steady state overall transmission rate from available network resources.

10 164. The process of claim 135 wherein the criterion includes comparing a ratio of estimated steady state overall transmission rate to current overall transmission rate with a threshold of acceptability; and when the ratio is on an acceptable side of said threshold then increasing the overall transmission rate.

15 165. The process of claim 164 wherein when the ratio is not on the acceptable side of said threshold, then increasing the overall transmission rate by an amount less than the overall transmission rate is increased when the ratio is on the acceptable side of said threshold.

20 166. A process of sending packets of real-time information comprising the steps of:

initially generating at a sender the packets of real-time information
with a packets-per-second rate greater than zero packets per second;
sending the packets to a destination;
5 obtaining a report on the sending to said destination;
forming a value of a criterion based on the report, for transition to a
different packets-per-second rate; and
when the criterion is met, transitioning to the different packets-per-
second rate.

10

167. The process of claim 166 wherein at least some of the packets include
frames whereby a number of frames per packet is established, and the
transitioning to the different packets-per-second rate includes transitioning
to a different number of frames per packet.

15

168. The process of claim 166 wherein at least some of the packets include
frames whereby a number of frames per packet is established, and wherein
the criterion includes first and second thresholds and the transitioning to the
different packets-per-second rate includes transitioning to a first different
20 number of frames per packet when the criterion reaches the first threshold,
and the process further comprises transitioning to a second different number
of frames per packet when the second threshold is reached.

169. The process of claim 166 wherein at least some of the packets include a header including overhead bits whereby an overhead bit rate results from a packets-per-second rate, and the transitioning to the different packets-per-second rate includes transitioning to a different overhead bit rate.

170. The process of claim 169 wherein the different overhead bit rate is accomplished by changing the number of packets-per-second.

10

171. The process of claim 166 wherein the criterion includes first and second thresholds and the transitioning to the different packets-per-second rate occurs when the criterion reaches the first threshold and the process further comprises transitioning to a different number of packets-per-second when the second threshold is reached.

172. The process of claim 166 wherein the criterion includes first and second thresholds and wherein at least some of the packets include a header including overhead bits whereby an overhead bit rate results from a packets-per-second rate, and the transitioning to the different packets-per-second rate includes transitioning to a first different overhead bit rate when the criterion reaches the first threshold and the process further comprises transitioning to

a second different number of packets per second to establish a second different overhead bit rate when the second threshold is reached.

5 173. The process of claim 166 wherein when the criterion is met, the transitioning to the different packets-per-second rate includes thereupon changing the number of packets-per-second rate during a silence period.

174. The process of claim 166 wherein when the criterion is met, the
10 transitioning to the different packets-per-second rate includes thereupon increasing the number of packets-per-second rate during a silence period only.

175. The process of claim 166 wherein the criterion comprises a first
15 criterion for decrease, and when the first criterion is met, the transitioning to the different packets-per-second rate includes decreasing the packets-per-second rate during either a silence period or during active speech.

176. The process of claim 175 wherein the criterion further comprises a
20 second criterion for increase, and when the second criterion is met, the transitioning to the different packets-per-second rate includes increasing the number of packets-per-second rate during a silence period only.

177. The process of claim 166 further comprising generating second packets of real-time information with a diversity rate.

5 178. The process of claim 166, further comprising, when the criterion is met, generating diversity packets.

179. The process of claim 178 wherein the diversity packets include time diversity packets.

10

180. The process of claim 178 wherein the diversity packets include path diversity packets.

181. The process of claim 178 wherein the diversity packets include time
15 diversity packets and path diversity packets.

182. A process of sending packets of real-time information comprising the steps of:

generating code-excited linear prediction (CELP) based real-time
20 information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

- 5 183. The process of claim 182 wherein the packets include a primary stage plus one secondary stage, with no diversity offset.

184. The process of claim 182 wherein the packets include G.729 encoded real time information.

10

185. The process of claim 182 wherein the packets include more than two stages.

- 15 186. The process of claim 182 wherein the packets have diversity offsets.

187. The process of claim 182 wherein the Important Information includes at least one LPC (Linear Predictive Coding) parameter.

- 20 188. The process of claim 182 wherein the Important Information includes at least one Longterm Prediction lag.

189. The process of claim 182 wherein the Important Information includes a parity check.

190. The process of claim 182 wherein the Important Information includes a
5 fixed codebook gain.

191. The process of claim 182 wherein the Important Information includes an adaptive codebook gain.

10 192. The process of claim 182 wherein the Important Information includes information according to a sequence
 $P(n)P(n-1)' P(n+1)P(n)' P(n+2)P(n+1)' P(n+3)P(n+2)'$.

193. A process of reconstruction of a packet stream having a primary stage
15 and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the process comprising the steps of:

receiving a packet sequence represented by

20 $P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)' P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence
5 thus received.

194. The process of claim 193 wherein the obtaining and performing steps produce the following reconstructed sequence:

$P(n)$ $[P(n+1)' -](\text{excitation})$ $P(n+2)$ $P(n+3)$.

10

where "excitation" shown above refers to reconstruction of the dashed part of the packet symbol.

195. The process of claim 193 wherein the second stage has included fixed
15 codebook pulses, and the process further comprises obtaining the included fixed codebook pulses from the secondary stage.

196. The process of claim 193 further comprising obtaining fewer than all fixed codebook pulses.

20

197. The process of claim 196 further comprising setting remaining fixed codebook pulses to zero.

198. A process of reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of two consecutive packet losses, and
5 the process comprising the steps of:

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook
10 gains; and

performing an excitation reconstruction, to reconstruct a packet (n+2) in a sequence

$P(n)$ [-] $[P(n+2)' | -]$ (excitation) $P(n+3)$.

15 199. A process of reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of included fixed codebook pulses, LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of two consecutive packet losses, and the process comprising the steps of:

20 receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage the included fixed codebook pulses and one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing a reconstruction, to reconstruct a packet (n+2) in a sequence
5 P(n) [-] reconstructed P(n+2) P(n+3).

200. The process of claim 199 further comprising obtaining fewer than all fixed codebook pulses.

10 201. The process of claim 200 further comprising setting remaining fixed codebook pulses to zero.

202. A process of reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC
15 parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of two consecutive packet losses, and the process comprising the steps of:

receiving a packet sequence represented by

P(n)P(n-1)' [Lost Packet] [Second Lost Packet] P(n+3)P(n+2)';

20 obtaining as information from the secondary stage one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing a reconstruction by a frame erasure concealment process
utilizing said packet sequence thus received to reconstruct a packet (n+1) in a
sequence

P(n) reconstructed packet (n+1) reconstructed packet (n+2) P(n+3).

5

203. A process of sending packets of real-time information comprising the
steps of:

generating code-excited linear prediction (CELP) based information by
CELP encoding, the CELP based information including Important
10 Information and fixed excitation information from the CELP encoding;

packetizing the Important Information with a subset of fixed excitation
in a first packet; and

packetizing the Important Information with a complementary subset
of fixed excitation in a second packet, whereby CELP-based diversity is
15 achieved.

204. The process of claim 203 wherein the packets include two stages, with
no diversity offset.

20 205. The process of claim 203 wherein the packets include G.729 encoded
real time information.

206. The process of claim 203 wherein the packets include more than two stages.

207. The process of claim 203 wherein the packets have diversity offsets.

5

208. The process of claim 203 wherein the Important Information includes at least one LPC (Linear Predictive Coding) parameter.

209. The process of claim 203 wherein the Important Information includes
10 at least one Longterm Prediction lag.

210. The process of claim 203 wherein the Important Information includes a parity check.

15 211. The process of claim 203 wherein the Important Information includes a fixed codebook gain.

212. The process of claim 203 wherein the Important Information includes an adaptive codebook gain.

20

213. The process of claim 203 wherein the Important Information includes information according to a sequence

$P(n)P(n-1)' \ P(n+1)P(n)' \ P(n+2)P(n+1)' \ P(n+3)P(n+2)'$.

214. The process of claim 203 wherein the subset of fixed excitation includes every other fixed codebook pulses.

5 215. A process of reconstruction of a packet stream having CELP based information including Important Information and fixed excitation information from the CELP encoding, wherein the Important Information and a subset of fixed excitation occupy a first packet, and the Important Information and a complementary subset of fixed excitation occupy a second
10 packet, and the process comprising the steps of:

receiving a packet sequence represented by

$P(n)P(n-1)' \quad [\text{Lost Packet}] \quad P(n+2)P(n+1)' \ P(n+3)P(n+2)'$;

obtaining as information one or more of said Important Information and subset of fixed excitation and complementary subset of the fixed excitation;

15 and

performing a reconstruction of the Lost Packet utilizing said information thus obtained.

216. The process of claim 215 wherein the performing step produces the
20 following reconstructed sequence:

Reconstructed: $[P(n) \mid -](\text{excitation}) \quad [P(n+1)' \mid -](\text{excitation}) \quad P(n+2)+P(n+2)'$

$P(n+3)+P(n+3)'$, where the plus (+) sign refers to combination of information for

reconstruction and where “excitation” shown above refers to reconstruction of the dashed part of the packet symbol.

217. The process of claim 215 wherein the subset of fixed excitation
5 includes every other fixed codebook pulses.

218. The process of claim 215 further comprising obtaining fewer than all fixed codebook pulses.

10 219. The process of claim 216 further comprising setting remaining fixed codebook pulses to zero.

220. The process of claim 215 wherein the first packet includes a first few fixed codebook pulses, and every other fixed codebook pulses from the
15 remaining pulses.

221. The process of claim 220 wherein the second packet includes the same first few fixed codebook pulses and the complementary subset of pulses from the remaining fixed codebook pulses.

20

222. The process of claim 220 wherein for reconstruction with single packet loss, for packet n and packet (n+1), only one stage is used for reconstruction, and the remaining fixed codebook pulses are set to zero.

5 223. A process of reconstruction of a packet stream having CELP based information including Important Information and fixed excitation information from the CELP encoding, wherein the Important Information and a subset of fixed excitation occupy a first packet, and the Important Information and a complementary subset of fixed excitation occupy a second
10 packet, the packet stream having an instance of two consecutive packet losses, and the process comprising the steps of:

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)'$;

obtaining as information one or more of said Important Information and
15 subset of fixed excitation and complementary subset of the fixed excitation;
and

performing a frame erasure concealment process utilizing said information thus obtained to reconstruct a packet (n+1) in a sequence

$P(n)$ reconstructed packet (n+1) reconstructed packet (n+2) $P(n+3)$.

20

224. A process of sending packets of real-time information comprising the steps of:

generating code-excited linear prediction (CELP) based information by CELP encoding utilizing a fixed codebook search, and minimizing [error(full rate) + w1 error(Description 1) + w2 error(Description 2)] , wherein the letters "w1" and "w2" symbolize weight coefficients, and Description 1 and
5 Description 2 symbolize two descriptions, the CELP based information including Important Information and fixed excitation information from the CELP encoding;

packetizing the Important Information with a subset of fixed excitation in a first packet; and

10 packetizing the Important Information with a complementary subset of fixed excitation in a second packet, whereby CELP-based diversity is achieved.

225. The process of claim 224 further comprising executing an
15 interpolation filter for shaping/filling of excitation.

226. The process of claim 224 wherein Important Information includes Multiple Description quantizers used for LPC parameters, LTP lags, fixed codebook gain and adaptive codebook gain.

20

227. The process of claim 224 further comprising applying Forward Error Correction to the Important Information.

228. The process of claim 224 further comprising interleaving combined with the diversity.

5 229. The process of claim 224 further comprising interpolation of parameters in addition to fixed excitation repeating, from available (past/future) frames.

230. A single-chip integrated circuit comprising:

10 a processor circuit; and

a memory on said single-chip integrated circuit holding bits defining a process of :

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate

15 initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

20

231. A single-chip integrated circuit comprising:

a processor circuit; and

a memory on said single-chip integrated circuit holding bits defining a process of :

initially generating packets of real-time information with a packets-per-second rate greater than zero packets per second;

5 forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

10

232. A single-chip integrated circuit comprising:

a processor circuit; and

a memory on said single-chip integrated circuit holding bits defining a process of :

15 generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

20 packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

233. A single-chip integrated circuit comprising:

a processor circuit; and

a memory on said single-chip integrated circuit holding bits defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence thus received.

15

234. A wireless telephone comprising an antenna, a voice transducer, and at least one integrated circuit assembly coupling the voice transducer to the antenna, said at least one integrated circuit assembly providing voice over packet transmissions and including bits defining:

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

5

235. A wireless telephone comprising an antenna, a voice transducer, and at least one integrated circuit assembly coupling the voice transducer to the antenna, said at least one integrated circuit assembly providing voice over packet transmissions and including bits defining:

10 initially generating packets of real-time information with a packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

15 when the criterion is met, transitioning to the different packets-per-second rate.

236. A wireless telephone comprising an antenna, a voice transducer, and at least one integrated circuit assembly coupling the voice transducer to the antenna, said at least one integrated circuit assembly providing voice over packet transmissions and including bits defining:

20

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

5 packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

237. A wireless telephone comprising an antenna, a voice transducer, and at least one integrated circuit assembly coupling the voice transducer to the antenna, said at least one integrated circuit assembly providing voice over packet transmissions and including bits defining:

reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

20 obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence thus received.

238. An information storage article of manufacture comprising:

5 a storage medium holding physical variations representing bits of information; and

said bits of information defining:

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate

10 initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

15

239. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of information; and

said bits of information defining a process of :

20 initially generating at a sender packets of real-time information with a packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

240. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of information; and

said bits of information defining a process of:

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

241. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of information; and

said bits of information defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence thus received.

242. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of information; and

said bits of information defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of two consecutive packet losses, and the reconstruction comprising:

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

5 performing an excitation reconstruction to reconstruct a packet (n+2) in a sequence

$P(n)$ [-] $[P(n+2)' | -]$ (excitation) $P(n+3)$.

243. An information storage article of manufacture comprising:

10 a storage medium holding physical variations representing bits of information; and

said bits of information defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of included fixed codebook pulses, LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance
15 of two consecutive packet losses, and the reconstruction comprising:

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage the included fixed
20 codebook pulses and one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing a reconstruction to reconstruct a packet (n+2) in a sequence

$P(n)$ [-] reconstructed $P(n+2)$ $P(n+3)$.

244. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of information; and

said bits of information defining reconstruction of a packet stream having
5 a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of two consecutive packet losses, and the reconstruction comprising:

receiving a packet sequence represented by

10 $P(n)P(n-1)'$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of said LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing a frame erasure concealment process utilizing said
15 information thus obtained to reconstruct a packet (n+1) in a sequence
 $P(n)$ reconstructed packet (n+1) reconstructed packet (n+2) $P(n+3)$.

245. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of
20 information; and

said bits of information defining

generating code-excited linear prediction (CELP) based information by
CELP encoding, the CELP based information including Important
Information and fixed excitation information from the CELP encoding;

packetizing the Important Information with a subset of fixed excitation
5 in a first packet; and

packetizing the Important Information with a complementary subset
of fixed excitation in a second packet, whereby CELP-based diversity is
achieved.

10 246. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of
information; and

said bits of information defining reconstruction of a packet stream having
CELP based information including Important Information and fixed
15 excitation information from the CELP encoding, wherein the Important
Information and a subset of fixed excitation occupy a first packet, and the
Important Information and a complementary subset of fixed excitation occupy
a second packet, and the reconstruction comprising:

receiving a packet sequence represented by
20 $P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information one or more of said Important Information and
subset of fixed excitation and complementary subset of the fixed excitation;
and

performing a reconstruction of the Lost Packet utilizing said information
5 thus obtained.

247. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of
information; and

10 said bits of information defining reconstruction of a packet stream having
CELP based information including Important Information and fixed
excitation information from the CELP encoding, wherein the Important
Information and a subset of fixed excitation occupy a first packet, and the
Important Information and a complementary subset of fixed excitation occupy
15 a second packet, the packet stream having an instance of two consecutive
packet losses, and the reconstruction comprising:

receiving a packet sequence represented by

$P(n)P(n-1)$ [Lost Packet] [Second Lost Packet] $P(n+3)P(n+2)$;

obtaining as information one or more of said Important Information and
20 subset of fixed excitation and complementary subset of the fixed excitation;
and

performing a frame erasure concealment process utilizing said information thus obtained to reconstruct a packet (n+1) in a sequence

P(n) reconstructed packet (n+1) reconstructed packet (n+2) P(n+3).

5 248. An information storage article of manufacture comprising:

a storage medium holding physical variations representing bits of information; and

said bits of information defining:

generating code-excited linear prediction (CELP) based information by
10 CELP encoding utilizing a fixed codebook search, and minimizing [error(full rate) + w1 error(Description 1) + w2 error(Description 2)] , wherein the letters "w1" and "w2" symbolize weight coefficients, and Description 1 and Description 2 symbolize two descriptions, the CELP based information including Important Information and fixed excitation information from the
15 CELP encoding;

packetizing the Important Information with a subset of fixed excitation in a first packet; and

packetizing the Important Information with a complementary subset of fixed excitation in a second packet, whereby CELP-based diversity is
20 achieved.

249. A media over packet networking appliance comprising:

a network interface;

a voice transducer; and

at least one integrated circuit assembly coupling the voice transducer to the network interface, said at least one integrated circuit assembly providing
5 media over packet transmissions and holding bits defining a process of:

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data
10 representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

250. A media over packet networking appliance comprising:

15 a network interface;

a voice transducer; and

at least one integrated circuit assembly coupling the voice transducer to the network interface, said at least one integrated circuit assembly providing media over packet transmissions and holding bits defining a process of:

20 initially generating packets of real-time information with a packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

251. A media over packet networking appliance comprising:

a network interface;

a voice transducer; and

at least one integrated circuit assembly coupling the voice transducer to the network interface, said at least one integrated circuit assembly providing media over packet transmissions and holding bits defining a process of :

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

20

252. A media over packet networking appliance comprising:

a network interface;

a voice transducer; and

at least one integrated circuit assembly coupling the voice transducer to the network interface, said at least one integrated circuit assembly providing media over packet transmissions and holding bits defining
5 reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

receiving a packet sequence represented by

10 $P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence
15 thus received.

253. A computer comprising

a network interface;

an audio reception transducer;

20 an audio emission transducer; and

at least one integrated circuit assembly coupling the audio reception transducer and audio emission transducer to the network interface, said at

least one integrated circuit assembly providing audio over packet transmission and reception and including bits defining a process of :

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate
5 initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

10

254. A computer comprising

A network interface;

an audio reception transducer;

an audio emission transducer; and

15 at least one integrated circuit assembly coupling the audio reception transducer and audio emission transducer to the network interface, said at least one integrated circuit assembly providing audio over packet transmission and reception and holding bits defining a process of :

initially generating at a sender packets of real-time information with a
20 packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

255. A computer comprising

A network interface;

an audio reception transducer;

an audio emission transducer; and

at least one integrated circuit assembly coupling the audio reception transducer and audio emission transducer to the network interface, said at least one integrated circuit assembly providing audio over packet transmission and reception and holding bits defining a process of :

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

256. A computer comprising

A network interface;

an audio reception transducer;

5 an audio emission transducer; and

at least one integrated circuit assembly coupling the audio reception transducer and audio emission transducer to the network interface, said at least one integrated circuit assembly providing audio over packet transmission and reception and holding bits defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

receiving a packet sequence represented by

15 $P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence
20 thus received.

257. A gateway comprising

a packet network interface;

an non-packet network interface for real-time media on said non-packet network; and

5 at least one integrated circuit assembly coupling the non-packet network interface to the packet network interface, said at least one integrated circuit assembly providing media over packet transmission and reception and holding bits defining a process of :

initially generating packets of real-time information with a source rate
10 greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a different source rate; and

15 when the criterion is met, transitioning to the different source rate.

258. A gateway comprising

a packet network interface;

an non-packet network interface for real-time media on said non-
20 packet network; and

at least one integrated circuit assembly coupling the non-packet network interface to the packet network interface, said at least one

integrated circuit assembly providing media over packet transmission and holding bits defining a process of :

initially generating packets of real-time information with a packets-per-second rate greater than zero packets per second;

5 forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

10

259. A gateway comprising

a packet network interface;

an non-packet network interface for real-time media on said non-packet network; and

15 at least one integrated circuit assembly coupling the non-packet network interface to the packet network interface, said at least one integrated circuit assembly providing media over packet transmission and reception and holding bits defining a process of :

generating code-excited linear prediction (CELP) based real-time
20 information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

5 260. A gateway comprising

a packet network interface;

an non-packet network interface for real-time media on said non-packet network; and

at least one integrated circuit assembly coupling the non-packet
10 network interface to the packet network interface, said at least one integrated circuit assembly providing media over packet transmission and reception and holding bits defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed
15 codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the
20 LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence thus received.

261. A router comprising

5 a first packet network port;

a second packet network port for real-time media on said second packet network interface; and

at least one integrated circuit assembly coupling the first packet network port to said second packet network port, said at least one integrated
10 circuit assembly providing media over packet transmission and reception and holding bits defining a process of :

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

15 forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

20 262. A router comprising

a first packet network port;

a second packet network port for real-time media on said second packet network interface; and

at least one integrated circuit assembly coupling the first packet network port to said second packet network port, said at least one integrated circuit assembly providing media over packet transmission and reception and
5 holding bits defining a process of :

initially generating at a sender packets of real-time information with a packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of
10 sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

15 263. A router comprising

a first packet network port;

a second packet network port for real-time media on said second packet network interface; and

at least one integrated circuit assembly coupling the first packet
20 network port to said second packet network port, said at least one integrated circuit assembly providing media over packet transmission and reception and holding bits defining a process of :

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

5 packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

264. A router comprising

10 a first packet network port;

a second packet network port for real-time media on said second packet network interface; and

at least one integrated circuit assembly coupling the first packet network port to said second packet network port, said at least one integrated circuit assembly providing media over packet transmission and reception and
15 holding bits defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the
20 reconstruction comprising :

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence
5 thus received.

265. A private branch exchange comprising

telephone interface circuitry having plural connectors ready for connection to plural telephone units;

10 a digital network interface ready for connection to PSTN (public switched telephone network); and

at least one integrated circuit assembly coupling the telephone interface circuitry to the digital network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding
15 bits defining a process of :

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data
20 representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

266. A private branch exchange comprising

telephone interface circuitry having plural connectors ready for connection to plural telephone units;

5 a digital network interface ready for connection to PSTN (public switched telephone network); and

at least one integrated circuit assembly coupling the telephone interface circuitry to the digital network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding

10 bits defining a process of :

initially generating at a sender packets of real-time information with a packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-

15 second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

267. A private branch exchange comprising

20 telephone interface circuitry having plural connectors ready for connection to plural telephone units;

a digital network interface ready for connection to PSTN (public switched telephone network); and

at least one integrated circuit assembly coupling the telephone interface circuitry to the digital network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding
5 bits defining a process of :

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP
10 encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

15 268. A private branch exchange comprising

telephone interface circuitry having plural connectors ready for connection to plural telephone units;

a digital network interface ready for connection to PSTN (public switched telephone network); and

20 at least one integrated circuit assembly coupling the telephone interface circuitry to the digital network interface, said at least one integrated circuit assembly providing voice over packet transmission and

reception and holding bits defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss,
5 and the reconstruction comprising :

receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook
10 gains; and

performing an excitation reconstruction utilizing said packet sequence thus received.

269. A wireless base station comprising

15 cellular telephone wireless transmit/receive interface circuitry for communication with any cell telephone handsets in the vicinity of the wireless base station;

a packet network interface; and

at least one integrated circuit assembly coupling the cellular telephone
20 wireless transmit/receive interface circuitry to the packet network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding bits defining a process of :

initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data
5 representative of quality of transmission to a destination, for transition to a different source rate; and

when the criterion is met, transitioning to the different source rate.

270. A wireless base station comprising

10 cellular telephone wireless transmit/receive interface circuitry for communication with any cell telephone handsets in the vicinity of the wireless base station;

a packet network interface; and

at least one integrated circuit assembly coupling the cellular telephone
15 wireless transmit/receive interface circuitry to the packet network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding bits defining a process of :

initially generating at a sender packets of real-time information with a packets-per-second rate greater than zero packets per second;

20 forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

271. A wireless base station comprising

5 cellular telephone wireless transmit/receive interface circuitry for communication with any cell telephone handsets in the vicinity of the wireless base station;

a packet network interface; and

at least one integrated circuit assembly coupling the cellular telephone
10 wireless transmit/receive interface circuitry to the packet network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding bits defining a process of :

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

15 concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

20

272. A wireless base station comprising

cellular telephone wireless transmit/receive interface circuitry for communication with any cell telephone handsets in the vicinity of the wireless base station;

5 a packet network interface; and

at least one integrated circuit assembly coupling the cellular telephone wireless transmit/receive interface circuitry to the packet network interface, said at least one integrated circuit assembly providing voice over packet transmission and reception and holding bits defining reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

10

receiving a packet sequence represented by

15 $P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

performing an excitation reconstruction utilizing said packet sequence thus received.

20

273. A computer add-in card comprising:

a processor circuit and a memory;

a printed wiring board bearing said processor circuit and the memory,
the memory holding bits defining:

5 initially generating packets of real-time information with a source rate
greater than zero kilobits per second, and a diversity rate, the diversity rate
initially being at least zero kilobits per second;

forming a value of a criterion based on plural report data
representative of quality of transmission to a destination, for transition to a
10 different source rate; and

when the criterion is met, transitioning to the different source rate;

said printed wiring board having an output connector for passage of
packets and diversity packets therethrough from said processor, and said
printed wiring board further having an insertion connector, whereby the
15 printed wiring board is insertable via the insertion connector.

274. A computer add-in card comprising:

a processor circuit and a memory;

a printed wiring board bearing said processor circuit and the memory,
20 the memory holding bits defining:

initially generating at a sender packets of real-time information with a
packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate;

said printed wiring board having an output connector for passage of packets and diversity packets therethrough from said processor, and said printed wiring board further having an insertion connector, whereby the printed wiring board is insertable via the insertion connector.

10

275. A computer add-in card comprising:

a processor circuit and a memory;

a printed wiring board bearing said processor circuit and the memory, the memory holding bits defining:

15 generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity; and

packetizing the CELP-based real-time information and the Important
20 Information from the CELP encoding, thereby generating packets and diversity packets;

said printed wiring board having an output connector for passage of packets and diversity packets therethrough from said processor, and said printed wiring board further having an insertion connector, whereby the printed wiring board is insertable via the insertion connector.

5

276. A computer add-in card comprising:

a processor circuit and a memory;

a printed wiring board bearing said processor circuit and the memory, the memory holding bits defining:

10 reconstruction of a packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

15 receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

20 performing an excitation reconstruction utilizing said packet sequence thus received;

said printed wiring board having an output connector for passage of packets and diversity packets therethrough from said processor, and said printed wiring board further having an insertion connector, whereby the printed wiring board is insertable via the insertion connector.

5

277. A packet network comprising first computer and a second computer both adapted for media over packet, and a network of routers and transmission media coupling said first computer and said second computer, said packet network supporting operations therein of :

10 initially generating packets of real-time information with a source rate greater than zero kilobits per second, and a diversity rate, the diversity rate initially being at least zero kilobits per second;

 forming a value of a criterion based on plural report data representative of quality of transmission to a destination, for transition to a
15 different source rate; and

 when the criterion is met, transitioning to the different source rate.

278. A packet network comprising first computer and a second computer both adapted for media over packet, and a network of routers and transmission media coupling said first computer and said second computer,
20 said packet network supporting operations therein of :

 initially generating at a sender packets of real-time information with a packets-per-second rate greater than zero packets per second;

forming a value of a criterion based on report data representative of sending the packets to a destination, for transition to a different packets-per-second rate; and

when the criterion is met, transitioning to the different packets-per-second rate.

279. A packet network comprising first computer and a second computer both adapted for media over packet, and a network of routers and transmission media coupling said first computer and said second computer, said packet network supporting operations therein of:

generating code-excited linear prediction (CELP) based real-time information by CELP encoding;

concurrently producing Important Information from the CELP encoding, thereby achieving diversity;

packetizing the CELP-based real-time information and the Important Information from the CELP encoding, thereby generating packets and diversity packets.

280. A packet network comprising first computer and a second computer both adapted for media over packet, and a network of routers and transmission media coupling said first computer and said second computer, said packet network supporting operations therein of reconstruction of a

packet stream having a primary stage and a secondary stage, the secondary stage having one or more of LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains, the packet stream having an instance of single packet loss, and the reconstruction comprising :

5 receiving a packet sequence represented by

$P(n)P(n-1)'$ [Lost Packet] $P(n+2)P(n+1)'$ $P(n+3)P(n+2)'$;

obtaining as information from the secondary stage one or more of the LPC parameters, LTP lags, parity check, and adaptive and fixed codebook gains; and

10 performing an excitation reconstruction utilizing said packet sequence thus received.